BUSTLE: a new circuit simulation tool using asymptotic waveform evaluation and piece-wise linear approach by Dikmen, Cemal Tamer
mriLBt A ШШ  с ш си іт  SIMULÄHON ТОШ 
OSIHG ASYMPTOTIC WÀ¥ÏÏFô3IM 
ШАЫЗКШШ м т  PIBCB-WISB ІШ ЕЩ  
A P F E O Ä C H
ITJTHD Т О  ИПЕ  0 ;S -  '-0 .- - .Z T $ iT
‘Т’ Я' *Г^ * л '.-
T? тг ·’* '^ '^-ЛУУрЯі^ Л 1^. 1ГТХГ
‘''^ 5 i ^ . ^ ' T'-,%;f С',
/ Э 0 Л
BUSTLE: A NEW CIRCUIT SIMULATION TOOL 
USING ASYMPTOTIC WAVEFORM 
EVALUATION AND PIECE-WISE LINEAR
APPROACH
A THESIS
SUBMITTED TO THE DEPARTMENT OF ELECTRICAL AND 
ELECTRONICS ENGINEERING 
AND THE INSTITUTE OF ENGINEERING AND SCIENCES 
OF BILKENT UNIVERSITY
IN PARTIAL FULFILLMENT OF THE REQUIREMENTS
FOR THE DEGREE OF 
MASTER OF SCIENCE
Cim a/ '^ •oe r
.......... ................ . 1 .J · < - - -  · ·· .J
By
Cemal Tamer Dikmen 
July 1990
TIC
т -т  
• DÇr
г .  230
11
I certify that I have read this thesis and that in my opinion it is fully ade­
quate, in scope and in quality, as a thesis for the degree of Master of Science.
Prof. Dr. Amd/illah Atalar(Principal Advisor)
I certify that I have read this thesis and that in my opinion it is fully ade­
quate, in scope and in qucility, as a thesis for the degree of Master of Science.
4 A 6 Î S
Assoc. Trof. Dr. Mehmet Ali
I certify that I have read this thesis and that in my opinion it is fully ade­
quate, in scope and in quality, as a thesis for the degree of Master of Science.
Assoc. Prof. Ayhan Altıntoş
Approved for the Institute of Engineering and Sciences:
ja
Prof. Dr. Mehmet traray 
Director of Institute of Engineering and Sciences

ABSTRACT
BUSTLE: A NEW CIRCUIT SIMULATION TOOL USING 
ASYMPTOTIC WAVEFORM EVALUATION AND 
PIECE-WISE LINEAR APPROACH
Cemal Tamer Dikmen
M.S. in Electrical and Electronics Engineering 
Supervisor: Prof. Dr. Abdullah Atalar 
July 1990
BUSTLE, a new general purpose circuit simulation program is developed 
especially for the analysis of VLSI circuits. BUSTLE uses Asymptotic Wave­
form Evaluation (AWE), which is a new method to analyze linear(ized) cir­
cuits, and PWL approach for the I'epresentation of nonlinear devices. AWE 
employs a form of Fade approximation rather than numerical integration to 
approximate the behavior of linear(ized) circuits in either the time or the 
frequency domain. AWE is extended to match both derivative and integral 
moments to overcome the unstability problem.
m
ÖZET
BÜSTLE: ASIMPTOTIK EGRI TAHMİNİ VE PARÇALI 
DOĞRUSAL YAKLAŞIMI KULLANAN YENİ BİR DEVRE
SİMÜLATÖRÜ
Cemal Tamer Dikmen
Elektrik ve Elektronik Mühendisliği Bölümü Yüksek Lisans 
Tez Yöneticisi: Prof. Dr. Abdullah Atalar 
Temmuz 1990
BÜSTLE, özellikle VLSI devrelerinin analizinde kullanılmak için geliştirilmiş 
yeni ve genel amaçlı bir devre simülasyon programıdır. BÜSTLE doğrusal 
devrelerin analizi için yeni bir metot olan asimptotik eğri tahmini yaklaşımını 
ve doğrusal olmayan elemanlar için parçalı doğru yaklaşımını kullanır. Asirnp- 
totik eğri tahmini doğrusal devrelerin tepkisini zaman veya frekans alanında 
tahmin etmek için sayısal entegral hesabı yerine bir çeşit Pade yaklaşımı kul­
lanır. Asimptotik eğri tahmini metodunun kararsızlık problemini çözmek için 
türev ve entegral momentlerin birlikte eşleştirilmeleri sağlanmıştır.
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Chapter 1
INTRODUCTION
In circuit analysis and design, various circuit simulation tools are used based 
on different requirements of accuracy and execution speed. These require­
ments depend on the type and size of the circuit which is to be simulated. 
As expected in any numerical simulation there is a trade-off between the 
accuracy and speed of program execution. As the device sizes get smaller 
and smaller, and the number of devices in a system increases, this trade-off 
becomes a bottleneck in simulation of circuits, especially for VLSI circuits.
The complex nonlinear characteristic of devices and the large number of 
iterations needed for computing the transient response in timing simulations 
result in extensive computations and thus very long simulation time. Al­
most all of the circuit simulators use numerical and iterative methods (e.g. 
Newton-Raphson) to handle nonlinear characteristics and numerical integra­
tion methods (e.g. Forward Euler, Backward Euler, Trapezoidal, etc.) to 
compute the transient response of energy storage elements.
An important point for a simulator is that it should be adaptive to new 
devices resulting from the emerging technology, in order to prevent it from 
being obsolete in a short time. Even the user must have the capability of 
doing this integration.
By the motivation of the^above facts, ■'a new circtnt simulation tool, BUS- 
TLE (Bilkent University Simulation Tool for Linearized Environment) is 
developed. Our first aim is to terminate the simulation by success (no con­
vergence problem). Instead of numerical integration methods, Asymptotic 
Waveform Evaluation (AWE) technique is employed in BUSTLE to compute 
the response of energy storage elements.
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One of our major goals is to finish the job in a reasonably short time. To 
achieve this, Piece-wise-linear (PWL) approadi is used to characterize the 
nonlinear elements. The main reason behind our choice of PWL approxi­
mation is that it deals with a set of linear equations and avoids solving of 
nonlinear equations. As a result of this, time complexity is decreased and 
the convergence in DC Analysis is guaranteed. Furthermore, AWE is mainly 
for linear(ized) circuits. Therefore, the use of PWL approximation makes the 
utilization of AWE easy and efficient for nonlinear devices.
Another important reason for choosing the PWL approximation is flexi­
bility so that the user can easily define his own device models for nonlinear 
devices. Subsequently, it provides the user to make an optimal trade-off be­
tween the accuracy and the speed of the simulation. This makes the simulator 
independent from the technology.
Using AWE, transient analysis is the part that needs the most attention. 
Since we find the approximate poles and the residues for any output of the 
circuit, only a simple plotting routine does the AC analysis. ADC analysis is 
already performed prior to the transient analysis to find the operating points 
of the circuit. The sensitivity analysis using AWE technique may also be 
handled with a little additional cost [5,25].
This project was done in collaboration with M. Murat Alaybeyi and 
Satılmış Topçu. The work related to Asymptotic Waveform Evaluation be­
longs to myself. The sparse matrix solver routines [1] was written by M. 
Murat Alaybeyi. DC Analysis part was constructed by M. Murat Alaybeyi 
and myself. The work for Transient Analysis was also carried out by M. Mu­
rat Alaybeyi, Satılmış Topçu and myself. We have implemented BUSTLE, 
in the C Programming language on SUN-3/60 and SUN-3/110 Workstations 
running under the UNIX operating system.
The organization of the thesis is as follows: Chapter 2 explains the form of 
network equations, the solution method to solve the network equations, (LU 
decomposition), PWL modeling of nonlinear devices and the algorithm used 
in finding the operating points for the nonlinear circuits. Chapter 3 focuses on 
the Asymptotic Waveform Evaluation. It includes theoretical background for 
AWE and introduces the Derivative Moment concept and the Moment Shift­
ing algorithm to handle the unstability problem of AWfi. It also explains the 
computation of derivative and integral moments and^<^w to handle the loops 
and cutsets of energy storage elements. Chapter 4 describes the method of 
transient analysis using AWE and PWL devices. Some implementation issues
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of the transient analysis are also mentioned in this chapter. In Chapter 5, 
illustrative examples are provided for a variety of circuits and the simulation 
results are compared with SPICE. Conclusions are in Chapter 6. In addi­
tion, BUSTLE User’s Guide is supplied in the Appendix part with several 
examples.
Chapter 2
DC ANALYSIS
Finding the “operating point” or “DC solution” of a network is usually the 
first step in the analysis of nonlinear networks. It involves determining the 
node voltages for given values of DC sources and is equivalent to the solution 
of nonlinear algebraic systems of equations. In this work, piece-wise linear 
(PWL) representation is used to characterize the nonlinear elements. There­
fore, the nonlinear network is replaced by a piecewise-linear network with a 
corresponding simplification of the problem. Consequently, solution of non­
linear algebraic systems of equations are reduced to the solution of a set of 
linear systems of equations.
M X =  b (2.1)
where M is the matrix that describes the resistive network, and b is the 
source vector.
2.1 Network Equations
Kirchhoff current law (KCL), Kirchhoff voltage law (KVL) and the element 
constitutive equations (CE) are used to describe a resistive linear network. 
There are three general methods to formulate network equations. Nodal for­
mulation, Mesh formulation and Tableau formulation [26].
Nodal admittance formulation is based on the Kirchhoff current law which 
states: The algebraic sum of currents leaving any node is zero.
Y V  =  J (2.2)
where Y  is the nodal admittance matrix, J is the current source vector, cUid 
V  is the vector containing node voltages, to be solved for.
The mesh formulation is similar to the nodal formulation and is useful in 
hand calculations on simple networks. The basis for the mesh formulation is 
the Kirchhoff voltage law: The sum of voltage drops around any loop is zero.
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Z I  = E (2.3)
where Z is the branch impedance matrix, E is the voltage source vector, and 
I is the vector containing branch currents.
These two formulation methods are quite efficient and have been used 
successfully in many applications, but they can not handle all idecil elements. 
To avoid restrictions. Tableau Analysis Method is used for the formulation of 
network equations [26]. In Tableau Analysis Method, all equations describing 
the network are collected into one large matrix equation, involving the KCL, 
KVL, and the constitutive equations. KCL can be expressed by
A lb  = 0
whereas the KVL is given by
V , -  =  0
(2.4)
(2.5)
where A  is the incidence matrix [29], Ib is the vector containing branch cur­
rents, Vb and ~Vn are the brancli and node voltages respectively.
Branch constitutive equations can be written as
G Vb +  R  Ib -  w (2.6)
where w is the vector including the independent current and voltage sources, 
as well as the influence of initial conditions on capacitors and inductors. This 
vector also includes the equivalent sources due to linearization of nonlinear 
elements.
Equations (2.4)-(2.6) can be put into one matrix equation.
(2.7)
' I 0 -A ^ ’ ‘ ■ Vb ■ ’ 0 '
0 A 0 R 0
G R 0 . V - . w
M
Some advantages of Sparse Tableau Analysis is that, partitioning of M 
matrix is straightforward in this type of formulation. And all brancli voltages, 
branch currents cind node voltages are comi^uted by solving the equation
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(2.7). But in the Nodal analysis, only the node voltages are calculated, 
branch voltages and branch currents should be computed separately resulting 
in more complicated programs.
On the other hand, the resulting matrices are always quite large in Tableau 
formulation. But these matrices are more sparse than the ones in the Nodal 
formulation. However, if a good sparse matrix solver routine is available, 
then the efficiency becomes better than the Nodal analysis.
2.2 LU Decomposition
In network applications, the solution of algebraic equations is best performed 
by the triangular decomposition or LU factorization technique [26]. Algo­
rithms for triangular decomposition are closely related to Gaussian elimina­
tion, though the computations might be performed in a different sequence. 
The main advantage of triangular decomposition over Gaussian elimination 
is that it enables simple solution of systems with different right-hand-side 
vectors.
Let the systems of equations be given by (2.1) and assume that the matrix 
M can be factored as follows:
M  =  L U (2.8)
where L is a lower triangular matrix and U is a an an upper triangular matrix. 
Then the systems of equations can be rewritten as follows:
Define an cuixiliary vector z as
L U x  =  b
U x
(2.9)
(2,10)
At this time, z can not be calculated because x is unknown. However, sub­
stituting z into (2.9) we get
L z  =  b (2.11)
Due to the special form of L, the vector z can be calculated very sirnplj^ . This 
is called forward elimination or substitution process. Since we know z, agciin 
equation (2.10) can be calculated very easily due to the special form of U. 
This process is called backward substitution.
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Thus, once we LU factor the M matrix, then solving equation (2.1) be­
comes very easy and fast for different b vectors by forward and backward 
substitution (FBS). So, the main task in solving the equation (2.1) is the LU 
factorization of the M matrix.
As we said before, the M matrix is very sparse which means most of the 
elements of the M matrix is zero. One can save a lot of operations by not 
performing the multiplications and additions on these zeros. In fact, the zeros 
need not even be stored, thus reducing the memory requirements.
A sparse matrix algorithm is used in BUSTLE to solve the network equa­
tions. The M matrix is stored in a suitable structure to make the LU fac­
torization efficient and fast. The detailed information on the data structure 
and the algorithm for LU factorization is described in [1].
2.3 Modeling of Nonlinear Devices
Modeling is the process by which the electrical properties of a semiconductor 
device is represented by means of mathematical equations or tables. Physical 
device models usually involve many complicated equations. Typical timing 
studies have shown that the major part of the computational effort in network 
analysis is spent in evaluating these complicated relationships. Further, most 
analysis methods also require derivatives of the model equations, which is a 
cumbersome and error-prone task for the designer. The iterative methods, 
such as Newton-Raphson, to solve the nonlinear equations do not guarantee 
the convergence. In order to avoid these problems, piece-wise linear approach 
is used in BUSTLE for the modeling of nonlinear devices. It should be 
recognized that if a kirge number of sample points-are selected to define 
a nonlinecU' characteristics, the description approaclies that of a continuous 
function. But in this case the execution time may be very long. Table models 
are employed to describe two and three terminal nonlinear devices.
2.3.1 Modeling of two-terminal nonlinear devices
The i-v characteristics of two-terminal nonlinear devices are defined by the 
sample i-v values extracted from the nonlinear characteristics. BUSTLE 
assumes that the i-v characteristics is linear between these points. By using 
these values, the resistance Ri, the conductance G'/, and the equivalent source
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Figure 2.1: (a) Representation of a two-terminal nonlinear device; (h) i-v 
characteristics of a two-terminal nonlinear device.
wi due to linearization, of a two-terminal nonlinear device can be calculated 
very easily.
In the tableau formulation, the nonlinear elements may be either volta.ge 
or current controlled. Both cair be implemented by their piece-wise linear 
approximation. Note that in the segmeirt having the slope Gi (for the 
voltage-controlled case), or Ri (for the current-controlled case) there is an 
additional source or respectively coming from the linearization of the 
nonlinear devices. The equations for the element in the segment are
Î — T Giv
V =  vf +  Rp
and, in general.
G; V/, +  R/ l 6 -- W/ 
The tableau equations can be written as follows:
(2.12)
(2.13)
I
0
G,
or in compact form
0 -A'^'
A  0 
R/ 0
■ Vfc ■ 0 ’ 0 ’
l 6 0 + 0
W/ w
(2.14)
M/ X; =  W; -f W (2.15)
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Figure 2.2: Representation of a three-terminal nonlinear device.
The subscript I denotes the segment in which the network operates. The 
right-hand-side vectors, W/ and w  denote the equivalent sources due to lin- 
eariza,tion and the independent sources, respectively; they are written sepa­
rately for clarity.
2.3.2 Modeling of three-terminal nonlinear devices
Three-terminal nonlinear devices are represented as a combination of two 2- 
terminal device placed between the three nodes as shown in Figure 2.2. There 
is no need to place another 2-terminal device between the nodes 1 and 3 since 
its voltage and current are also defined by the other two due to KVL and 
KCL. The parasitic capacitors are also included in the device model. The 
values of these capacitors are given in the model card.
The characteristics of a three-terminal nonlinear device is defined by two 
equations and a number of boundaries for each region. These two equations 
define an hyi^erplane in the 4-dimensional space which describes the i-v char­
acteristics of the nonlinear device where the boundaries describe the region at 
which these equations are valid. The branch equations for the three-terminal 
nonlinear devices are of the form:
aivi 4- 02^ 2 +  asH +  04*2 +  as =  0 (2.16)
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and at most three of the coefficients 01, 02, 03,04 can be nonzero since one of 
them can be eliminated using the other brandi equation. The boundaries are 
described by the inequalities of the following form.
OiUi +  O2U2 +  03^ 1 +  04^ 2 +  O5 > 0 (2.17)
and at most two of the coefficients oi, 02, 03,04 can be nonzero since they have 
to satisfy the two branch equations, two of the variables can be eliminated. 
Each nonlinear device must contain a segment that satisfies the origin (both 
the equations and the bouncUiries) in order to have a valid solution when all 
of the independent sources are killed. This is required in order to start the 
DC analysis which will be described in the next section. The coefficients of 
the branch equations, which a.re called stencils, directly contribute the M 
matrix given in equation (2.14) and (2.15). Note that this modeling scheme 
does not introduce any restriction to the user defined model approach.
2.4 DC Analysis: Finding the Operating Point for Non­
linear Devices
The solutions to a circuit with DC inputs are called operating points. The 
term DC Analysis refers to the determination of operating points. For DC 
solution, all inductors are short-circuited and all capacitors are removed from 
the circuit. Given a valid solution Xq for an arbitrarj^ source vector yo and 
satisfying the boundaries of the region Rq,
Mo xo =  Wo +  yo (2.18)
we would like to find the solution x and the region Rf for a given source 
vector y.
M / X = w / d- y  (2.19)
The algorithm used in the DC Analysis has been derived from the Kaizenel- 
son’s algorithm [8,9] which guarantees the convergence in the DC Analysis 
[7], The modified version of the Katzenelson’s algorithm, used to find the 
solution X and the final operating region set Rj, is as follows:
1. Set i =  0.
2. Solve X from
Mi X =  Wi +  y.
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3. If X satisfies the boundaries of R{ then TERMINATE, else GOTO 4.
4. Let A be the ratio of the distance from x, to the first region boundary- 
crossed -when traversing from Xi to x, to the distance from x,· to x.
5. Compute Xi+i as
Xi+i =  X,· +  A(x -  Xi).
6. Set to the neighbor region of 7?,· separated from it -with the first 
crossed boundary.
7. Increment i and GOTO 2.
Note that for the first DC analysis, Xo and yo can be selected as 0 , since 
by definition, every nonlinear element is modeled to have a passive resistive 
segment satisfying the origin, and that satisfies the solution -when all the 
sources are killed. It is obviously a poor starting point, but that is the only 
valid solution kno-wn initially. Afterwards solutions of the last DC analysis 
are chosen as Xq, yo, and Rq. It is expected to do fewer calculations starting 
from the last solution, since it is more probable that the old solution is closer 
to the new one than the origin (0).
Chapter 3
ASYMPTOTIC WAVEFORM 
EVALUATION
AWE is a recent technique for the approximation of linear, time-invariant 
circuits [2,3]. It is, in fact, a form of Fade approximation [10,11,12,14,15]. 
The main idea in AWE is that, the response of energy storage elements, which 
require the use of numerical integration methods, is approximated, by using 
the method of moment matching and domina.nt pole-zero approximation. 
Analytic expressions for the response of energy storage elements are obtained 
using the AWE technique. Then these expressions are evaluated and used to 
solve the rest of the circuit.
3.1 Theoretical Background
AWE is explained in detail elsewhere [3,2]. We summarize it here for com­
pleteness and also to establish the slightly different notation.
AWE is most conveniently explained, in general, in terms of the differential 
state equations for a lumped, linear, time-invariant circuit:
X =  A x  -(- Bu, x(0) =  X() (3.1)
where x is the n-dimensional state vector and u is the m-dimensional input 
vector. Such a circuit description can be found for all circuits.
This equation (3.1) has a well known solution. But for large circuits, the 
matrices A  and B becomes so large that, it becomes practically impossible 
to solve this equation. Instead, a suitable approximation for Xi is sufficiently
12
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good for our purposes, where X( is the state variable in x. Our aim is to 
find such an approximation.
Suppose that the particular input Up(i) is of the form: 
Up(t) =  Uo +  Ui:i, fo r  t > t o , (3.2)
where Uq and Ui are constant m-dimensional vectors. This corresponds to 
a step plus ramp type of input. In general, the input Up{t) is not restricted 
to such simple signals, but rather could assume any form of input for which 
a particular solution can easily be obtained. The particular solution of the 
differential state equation (3.1) corresponding to Up(i) in Eq. 3.2 is:
^Buo — A  ^Bui — A (3.3)
Matrix A  should not be singular for the particular solution to exist. This 
condition is equivalent to specifying that the circuit has a unique and well- 
defined DC solution (when all of the capacitors are open-circuited and induc­
tors short-circuited, the M matrix in equation (2.7) must be non-.singular). 
Finding a particular solution to a more general and complex input such as:
(3.4)Up(t) =  sin(c-.;pt +  f)
is only algebraic manipulation.
That leaves us with the task of obtaining the homogeneous solution
Xh =  Ax/, (3.5)
for which we must alter the initial conditions to compensate for those of the 
particular solution. The initial condition for the homogeneous equation (3.5) 
is:
x/i(0) =  xo +  A~^Buo-f A “ ^Bui (3.6)
where Xq is the initial conditions at time zero. One way of solving the homo­
geneous equation (3.5) is to use the Laplace Transform.
X ,(s ) =  ( s l - A ) - ^ x , ( 0 ) (3.7)
If the Laplace Transform of the homogeneous equation (3.7) is expanded 
using the Taylor Series expansion around s =  0, we get:
X/i('5) — A   ^ -f- sA  ^ -|- A   ^ s^A  ^ -f- · · x/i(0) (3-8)
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Using the definition of Laplace transform and the Taylor Series expansion 
around s =  0,
Xfc(-s) = -st
f — roo
k=0
CO
(3.9)
(3.10)
-^=0
where m-k is the moment  ^ and particularly called the integral mo­
ment. Now, if the two series in the equations (3.8) and (3.10) are matched 
term by term, we get the relationships,
m_i =  -A -^ x /j(0)
m _2 =  -A~^x;,(0) =  A~^m_i 
m _3 =  -A~^x/i(0) =  A "^m _2
m_2,+i = -A  ’^ +^ x/i(0) = A ^m_29+2 (3.11)
And the initial condition may be represented as the zero-th moment  ^ , nio, 
to establish a recursive relationship.
nio =  -x;i(0) (3.12)
Then we can summarize the equations in (3.11) by the simple recursive rela­
tionship
niyfe-i =  A'^m^:, fo r  k < 0 (3.13)
Let us pick, in particular, the state variable and focus on the com­
ponent of all moment vectors. We can make a order {q < n, typically 
q n, where n is the order of the circuit) transient approximation to the 
solution of the state variable by matching their 2q moments coming from 
the equations (3.11) and (3.12).
1=1
(3.14)
^Note that, our notation is slightly diiTerent from the notation used in [2,3]. If the equation 
(3.10) is rewritten according to their notation, it becomes
oo
X/l(«) =
it=0
The reason for the diiTerent notation is to combine the derivative moments, which will be 
explained in the next section, w.ith these moments easily.
^According to the notation of [2,3], initial condition is represented by the (-1)^ '^' moment, 
m_i.
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In equation (3.14), p/’s and ki’s are the complex approximating poles and their 
corresponding residues, respectively. There are 2q unknowns in Eq. 3.14, 
where q of them are the poles and the remaining q are their corresponding 
residues. We should be able to solve them from the 2q equations, which 
comes from the moments.
If we take the' Laplace Transform of (3.14) and use the Taylor Series 
expansion around s =  0 again, we get:
Y f ^  kt/pi
/=1 ^ Pi
’ kE rC/ / s s s(iH ---- H—  ^ +  ··
/=1 pt \ Pi Pi Pi
(3.15)
Again, if the coefficients of the s terms in the equations (3.10) and (3.15) are 
matched, we get the following set of equations for the state variable upon 
inclusion of the initial conditions
— +  A:2 +  3^ +  ■ ■ ■ +  kq) — [iTio],·
= [m-l],·
= [m-2],·
ki ¿2 k^, kn
— +  — +  — +  ··■· +  —
Pi P2 Pz Pi
k\ ko ks kn
+ "I  + ■'·■ + ~ iPi p I pI Pi
- ·· + - 1^T =  [m -2,+1], (3.16)
P2 P3 Pi )
where [m_fc] ’^s are the moments corresponding to state variable. Under 
the assumption that the moments can be calculated easily, without much 
of a computational cost, we have 2q equations. We merely need to solve 
2q unknowns, which are the approximating poles and their corresponding 
residues. Unfortunately, these 2q equations (3.16) are nonlinear. One can 
attempt to solve these equations using iterative methods such as Newton- 
Raphson. Instead, we will try to reformulate the problem to allow for the 
direct solution of the approximating poles and residues. If we summarize the 
set of nonlinear equations given in (3.16) in matrix form such as
- V k  =  ¡m jj 
■Vp-«k =  [m jj
(3.17)
(3.18)
where [nii],. and [m/i],· are the low^order and high-order moments of the f'* 
state variable, respectively. P is a diagonal matrix that contains the poles at
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the diagonals and V  is the well-known Vandermonde Matrix [21,22] and k is 
the vector of residues corresponding to state variable.
[m_,+a]. ] (3.19)
(3.20)
V  =
k =
[n^ o],· [1^ - 1].· [m_2],. ··
[111- , _i]. [m_,_:
1 1 1
P,"'
p -’ +’
ki ’^2 kig
(3.21)
(3.22)
If the equations (3.17) and (3.18) are rewritten, we get the following 
relationships.
k = -V-^m, (3.23)
and
V P - ’ V - 'm , =  m;, (3.24)
Since the Vandermonde Matrix is a modal matrix for a system in companion 
form [26], equation (3.24) is equivalent to
A j ’ ni/ =  m/i (3.25)
where
A. =
0 1 0 
0 0 1
0
0
ao —cii —a2 · * · —a^-i
(3.26)
The characteristic equation that goes with the original order homoge­
neous equation is
4" cLiX “h ci2^  ^ 4" * * * 4" ciq-iX^   ^ 4" =  0 (3.27)
If Ac is recursively applied to ni/, then equation (3.25) can be rewritten to 
yield the following result, [3].
mo
m_i m_2
m _^+i m^q
777 _9 + 1
777 _29+2
ao
ai
=  —
aq—i n'>'-2q+l ■
(3.28)
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where m_j is the integral moment of the state variable. If the above 
equation (3.28) is solved for a^s, then we can form the polynomial in equation 
(3.29).
aop’  +  -^------ l· +  1 =  0 (3.29)
The roots of the q’th order polynomial above are the poles of the iY'’ state 
variable. And the corresponding residues can be computed using the equation
(3.23).
Now, we know the approximating poles and the residues of the state 
variable, then response of that state variable can be calculated using equation 
(3.14). Note that, if the approximating poles are not distinct, then the Van­
dermonde Matrix becomes singular and the equation (3.23) has no unique 
solution. In this case, the Vandermonde Matrix has the form
V  =
0
P'
P'
,-2-p
—2p~^
0
2p-3
P ( -q  + i)p ’ (-g)(-<z + i)p ’ ^
3.30)
As it is seen, second column is the derivative of the first one, and the third 
column is the derivative of the second one, etc.
If we summarize, determining the set of q approximating poles and residues, 
which are the dominant poles and their corresponding residues, requires: solv­
ing a q^  ^ order linear equations (3.28), then solving the roots of the ch.arac- 
teristic polynomial (3.29) which is, again, q^  ^ order.
3.2 AW E Using Derivative Moments
We have presented the moment concept in the previous section. Remember 
that the moment is the integral of i^'x/i(i) from f =  0 to oo (3.9). From no\v 
on, we will call the moments given in terms of the equation (3.9) and (3.10) 
as integral moments. Integral moments give information about the integra.1 of 
the actual response. They correspond to the coefficients of the Taylor series 
expansion of the Laplace Transform of the original response around s =  0. 
Although AWE can find good approximations using integral moments, in 
some cases, we need the derivative of the actual response also. This necessity 
arises from the fact that, AWE may not find stable approximations which
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will be explained in the next section. In these cases, derivative information 
may be used to overcome this difficulty. Derivative moments can be described 
similar to the integral ones by using the recursive relationship.
mi =  -A x * (0 )  =  Amo
ni2 =  Am i
m3 =  A m 2
m 2,_i = A m 2g_2.
where X/,(0) is again given by the equation (3.6).
(3.31)
The approximating poles and their corresponding residues can be calcu­
lated using the same method described in the previous section. If we sum­
marize, the coefficients of the characteristic polynomial are calculated from 
equation (3.32).
mo mi
mi m2
m,_i
m„
a o m g
=  —
rrig +  l
^ q  —  l m ^ q - i
(3.32)
where mj is the derivative moment of the state variable. And the 
approximating poles are the reciprocals of the roots of the i)olynomial given 
in equation (3.33).
ooP® + oip^   ^+ 02p’ H-------l· a,_ip -f 1 = 0.9-2 (3.33)
The corresponding residues are calculated using the equation (3.23), where 
V  and m; are given by
V  =
1 1 1
Pi P2 P<!
(3 .3 4 )
? - l
Pi p r ’ _
[mo]i [mi],· [n i ,- i ] i
r
(3 .3 5 )
where pi’s are the reciprocals of the roots of the polynomial given in equation 
(3.33). Note that, the Vandermonde Matrix in this case is slightly different 
from the previous one. Also, poles are the reciprocals of the roots of the 
equation (3.33), instead of the simple roots of the equation (3.29). But if we
CHAPTER 3. ASYMPTOTIC WAVEFORM EVALUATION 19
use the zeros of equation (3.33) to construct the Vandermonde matrix, then 
the two methods will be identical, except l /p , ’s should be used in equation 
(3.14).
Consequently, we can also perform the AWE using derivative moments. 
Derivative moments correspond to the coefficients of the Taylor series ex­
pansion of the Laplcice Transform of the original response around .s =  oo. 
Therefore, using derivative moments in AWE may give better results in tran­
sient analysis. Furthermore,using the combination of derivative and integral 
moments also helps us get rid of the unstability pi’oblem in AWE.
3.3 AW E Using the Combination of the Derivative and 
Integral Moments
Using AWE, we may find unstable approximations for stable circuits. This 
is because, we are trying to approximate a higher order system with a lower 
order one. And moments can give inconsistent information for that lower 
order system. For example, assume that the original waveform has a nega­
tive initial condition and goes to zero at steadj'· state after a large positive 
overshoot in the initial part of the response (i.e. the area under the original 
response is positive). If we use the integral moments for matching, the first 
order approximation can not find a stable pole. Because we are trying to 
fit a decaying exponential, starting from a negative value (initial condition), 
but with a positive integral from 0 to oo, which is obviously not possible. 
But, if we use the first derivative moment approximation or a second order 
approximation (derivative or integral or a combination of both), we can find 
a stable approximation. We may also end up with RHP poles using only 
the derivative moments. So it is a good idea to use different combinations 
of integral and derivative moments, for calculation of poles and residues of 
every state variable independently.
If we rewrite the equations for both derivative and integral moments.
nio =  - -X/i(0)
m_i =  A~bno nil =  Anio
m_2 ni2 =  A m i
m-2,+1 =  A “bll_25+2 ni2g_i =  Am2,-2 (3.36)
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Notation is such that, integral moments have negative indices where the 
derivative moments have positive, and mo matches the initial conditions.
Now, we have Aq moments, 2q of them among all, are the derivative 
moments whereas the remaining 2q are integral moments. One needs 2q 
moments, including the initial condition mo, to solve the approximating poles 
and corresponding residues. The remaining (2q — 1) moments may contain 
any number of derivatives, or integrals.
We have seen two similar methods to calculate the poles and residues. One 
uses the integral moments, where the other uses the derivative moments. Any 
of the two methods may be used for the calculation of poles and residues. 
But it is easier to use the method which uses the integral moments when the 
number of integral moments used in the approximation is greater than the 
derivative moments, and the other method when the number of derivatives 
is greater.
Now, let’s see the form of equations when the combination of derivative 
and integral moments is used.
i) When the number of integral rn,oments > the number of derivative mo­
ments.
Let s be the number of derivative moments which is used in the q^ ’'· order 
approximation. Then the moment equation (3.28) is modified such that
m, rris-x
rris-i rUs-i
ms-q+l Oo rris-q
«1 '^ s^— q — 1
Ctq — l '^ s^ — 2q+i
(3.37)
where mj is the integral moment if j  is negative, or the derivative 
moment if j  is positive, for the i*^  state variable. And the poles are the roots 
of the polynomial given in equation (3.29). The residues are calculated again 
by using the equation (3.23) where V  and m; are given by the equations 
(3.19) and (3.21) respectively.
ii) When the number of derivative moments > the num,ber of integral 
moments.
Let again s be the number of derivative moments which is used in the 
q^  ^ order approximation. Then the moment equation (3.32) is modified such
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that
m_·
m-s+i
m-s+i Tn^ s-\-q — l ao
^-54-7 ai
=  — (3.38)
m-s+g · • · m^S‘\-2q-2 q^ — l m^s+2q-l
where again mj is the integral moment if j  is negative, or the derivative 
moment if j  is positive, for the state variable. The poles are the reciprocals 
of the zeros of the polynomial given in equation (3.33). The residues are 
calculated by using the equation (3.23) where V  and ni; are given by the 
equations (3.35) and (3.34) respectively.
Consequently, we can use any number of derivative moments in AWE to 
compute the poles and their corresponding residues by using the methods 
described above. This also helps us find stable approximations in AWE.
3.4 Moment Shifting Algorithm
The number of derivative moments is an important parameter in AWE. As 
it is mentioned before, AWE may not always find stable api.)roximations. In 
such cases, one solution is to increase the order of approximation, b\it some 
examples have shown that this may not work, due to numerical inaccuracy 
which occurs when the order of approximation is high. The numerical in­
accuracy arises from the moment matrix in equation (3.28) which becomes 
ill-conditioned when the approximation order increases. An interesting “rule 
of thumb” is given in [19] regarding the numerical limitations of Fade ap­
proximation: The highest order of denominator in a Fade approximation is 
about one fourth of the number of bits used in the mantissa of the computer’s 
floating point representation. Since AWE is a form of Fade approximation, 
it also suffers from such limitations. Many approaches have been proposed to 
circumvent the unstability problem of Fade approximation [13,16,17,18]. But 
the computational complexity of those methods are not reasonable. However, 
unstability problem may be overcome by using different number of derivative 
moments in the approximation without increasing the order.
The algorithm used for this purpose is as follows.
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• Necessary moments are computed according to the order of approxima­
tion.
• For every state variable DO
(i) Compute the poles using the proper moments (initially start from 
all integral moments if the user does not redefine this parameter).
(ii) If there is any unstable pole then
If there are no integral moments used then 
increase the order of approximation by 1, 
else
replace the highest order integral moment with the next 
derivative moment, and go to (i) to compute the poles.
(iii) Compute the residues.
So, the number of derivative moments used in the approximation is in­
creased one by one until a stable approximation is found or all of the integral 
moments are replaced with the derivative ones. If a stable approximation 
can not be found then the order of approximation is increased by one. And 
we are trying to avoid large orders, due to numerical errors and increased 
number of operations which consumes long time for approximation. But we 
have observed for a large number of examples that a stable and good approx­
imation can be found below the 5’th order. If a stable approximation can not 
be found up to a certain order, (which never occurred for all the excimples 
we tried) the order of approximation is not increased anymore, but the first 
derivative (Forward Euler) is used to approximate the response to shift in 
time. Afterwards, a new AWE is made with different initial conditions. Note 
that the dominant approximate poles and residues depend on the initial con­
ditions. Also note that, using this algorithm, the order of approximation and 
the number of derivative moments used in the approximation may not be the 
same for different state variables. And it is not necessary to approximate all 
of the states with the same order for transient analysis as far as one can find 
a good approximation for that state variable.
3.5 Computation of the Derivative and Integral Mo­
ments
Moments are defined by the recursive relationship given in equation (3.36). 
We know that mo matches the initial conditions. Therefore it is easy to
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compute nio first. Then, derivative and integral moments can be computed 
by recursively multiplying it with A  and respectively.
In order to compute nio, we need to find the particular solution, Xp(i) in 
equation (3.3), corresponding to the particular input, Up(i) in equation (3.2). 
The term A~^Buo in the X p (i), is the steady-state (i.e., capacitors open 
circuited, inductors short circuited) solution of the circuit with the input 
Uq. The term A “ ^Bui again corresponds to the steady-state solution of the 
circuit with the input Ui. And the term A “ ^Bui is calculated by multqfiying 
A"^Bui with A ’ as described in the computation of integral moments.
After the computation of mo, we can compute the derivative and integral 
moments. In order to compute the integral moments, we must multiply the 
m/c with A “ .^ To do this, we kill all the input sources, i.e. we set u =  0. 
Assuming there are no loops of capacitors and cut-sets of inductors, replace 
all capacitors with current sources of value (C x m^) and all inductors with 
voltage sources of value (L x mk), where C and L are the capacitance and 
inductance values respectively, and rn.k is the integral moment for the 
corresponding state variable. Then, the voltages across the current sources 
(replacing the capacitors) and currents through the voltage sources (replacing 
the inductors) are the next integral moments.
In order to find the derivative moments, all the input sources are killed. 
We replace all capacitors with voltage sources and all inductors with current 
sources of value m/,, where mk is the derivative moment for the corre­
sponding state variable. Then, the currents through the voltage sources (re­
placing the capacitors) and the voltages across the current sources (replacing 
the inductors) are XAm^, where
X  =
C
0
0
L
(3.39)
Then, we can compute Am^, which equals to nir+i, by multiplying the above 
term by X "h
Thus, we carr compute the derivative aird the integral moments by using 
the above recursive algorithms. Note that the computation of moments does 
not involve LU factorization, but a simple forward and backward substitution 
(FBS) for each moment.
X  is a diagonal matrix if there are no loops of capacitors and and cutsets of 
inductors. Handling of capacitor loops and inductor cutsets will be described 
in the next section. Therefore the matrix X  remains diagonal, thus the
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multiplication by X   ^ does not involve matrix inversion or LU fe.ctorization 
of X  matrix but just a division by a floating point number.
3.6 Loops and Cutsets of Energy Storage Elements
In solving for the derivative moments or during the calculation of the tran­
sient response of a circuit, every capacitor is converted to a voltage soiirce. 
Naturally loops of capacitors result in redundancy in the circuit equations.
BUSTLE handles this situation by first constructing a proper tree [20]. 
The capacitors in the tree are converted to voltage sources. The capacitors 
in the co-tree will form loops with tree capacitors. The voltages across the 
co-tree capacitors are determined by the tree capacitors. Therefore, we need 
to put some constraints on the currents around the loop, for a proper current 
distribution [4]. Let us think about a capacitor loop, with n capacitors, 
C i,C 2 ·, ■ ■ · iCn·, oi which Cn has been determined to be in the co-tree, and the 
others in the tree, it comes from the KVL that
vc„ = v c ,  +VC2 + -----h (3.40)
If the derivatives of the both sides are taken with respect to time, we get
(3.41)
(3.42)
dt dt dt dt
Equation (3.41) can be rewritten as
Cn C , C 2  ■■■ '
Equation (3.42) defines a current controlled current souree for C„ with the 
controlling branches {Ci^C^·, · · · , C„_i). Consequently, Cn can be replaced by 
a current controlled current source with the branch equation given in (3.42) 
which removes the redundancy in the circuit equations.
Similarly, cutsets of inductors cause a redundancy, when they are con­
verted to current sources. The same method can also be used for inductors. 
In this case, the inductor in the tree will i:)e changed to a voltage controlled 
voltage source with the branch equation
‘^ Ln
Tn
. ' ^ ¿ 2  I +
Ln-i
(3.43)
As a result, the equations corresponding to a co-tree capacitor and a tree 
inductor in the circuit equations are changed, redefining them as current 
controlled current sources and voltage controlled voltage sources  ^ respectively.
CHAPTER 3. ASYMPTOTIC WAVEFORM EVALUATION 25
A similar problem exists for capacitor cutset, and inductor loops, which 
cause redundancies in the DC circuit equations. But this can be eliminated 
by using charge and flux conservations easily [6].
Chapter 4
TRANSIENT ANALYSIS
In transient analysis, BUSTLE computes the transient output variables as a 
function of time over a user specified time interval. In addition to the indepen­
dent DC sources, any independent source can be assigned a time-dependent 
value for transient analysis. Ideal step changes in the time-dependent sources 
are also handled without loss of generality. The transient respoirse is com­
puted using the AWE technique.
4.1 Transient Analysis Using AW E
A DC analysis is automatically performed prior to the transient analysis 
with the input values at time i =  0, in order to determine the operating 
segments/regions for the PWL devices and to calculate the initial conditions 
of the capacitors and inductors. If an initial condition is given for a capacitor 
voltage or an inductor current, these elements are replaced by voltage and cur­
rent sources respectively to force the initial conditions. Otherwise, inductors 
are shorted and capacitors are removed from the circuit. After determining 
the operating segments/regions for the PWL devices and initial conditions of 
energy storage elements, all inductors are replaced by short-circuits and all 
capacitors by open-circuits to calculate the steady state response, which is re­
quired for the computation of moments in AWE. The steady state response is 
calculated for step and ramp type of inputs separately. First, it is calculated 
by using only the step part of the inputs, then the slopes of the ramp inputs 
are used as sources to calculate the steady state response corresponding to 
ramp inputs. Then the response of a state variable, as a function of time.
26
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can be written as follows.
?
~  S^S,tep "b ^O.romp "b S^Sramp^  "b ^3 (4.1)
¿=0
where Xss„^ p and Xssramp steady-state values corresponding to step and
ramp type of inputs respectively, pds and /j,’s are the dominant poles and their 
corresponding residues, respectively, mo^ ramp for the state variable is given 
as
mo,ramp A-^x SSramp (4.2)
The value of mo,ramp is calculated during the calculation of moments in AWE 
without an additional cost.
Once the dominant poles and the residues are calculated by AWE, we 
know the response of all energy storage elements by equation (4.1). Then 
all capacitors are replaced by voltage sources and all inductors by current 
sources of value given by the equation (4.1). By evaluating the equation 
(4.1) at certain time instants, we can solve the whole circuit by a. simple 
substitution to compute all voltages and currents in the circuit.
4.2 AW E with PW L Devices in Transient Analysis
Using AWE we obtain approximate analytic expressions for capacitor volt­
ages and inductor currents. These expressions are valid on the time axis as 
long as they satisfy the set of current operating regions iî,·. In order to find 
voltages and currents of each device, these expressions are evaluated at cer­
tain time instants by using these values as sources and the circuit is solved 
by a mere substitution. As we progress over time the nonlinear devices in 
the circuit may change their segments. If occurs, we must know the time 
when one nonlinear device, at least, changes its segment. As soon as we 
realize a segment change, we go back over time and search for the time of 
segment change. The capacitor voltages and inductor currents for that in­
stant of time are the initial conditions for a new DC analysis to find the new 
segments/regions for PWL devices. Then a new AWE is performed using the 
new segments/regions and the new initial conditions.
The same thing happens when there is an inj^ut change at time to. We 
evaluate the approximate expressions found for energy storage elements and 
solve the circuit at time Îq by a mere substitution. A new DC analysis 
is performed at time Îq using the new source vector, and a new AWE is
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carried out for t > to. For DC analysis, we can use the previous solution and 
segments (instead of 0 vector) as the initial valid solution. Tiiis saves a lot 
of computation in DC analysis.
One problem about this algorithm is that, there is an inherent instability 
problem near the corners of the PWL elements, if the operating point is just 
on the corner. Although the algorithm is guaranteed to be convergent, the 
oscillations around the corner ¡Doint causes the simulation not to end in a 
feasible tirne. Even this situation occurs very rarely and in some specific 
examples, they are determined by some additional checks in the softwcire. If 
such a situation is realized, then we continue the analysis by assuming one 
of the segments for a while. This does not cause a large error since we are 
already near the corner.
4.3 Calculation of the Time-step in Transient Analysis
As it has been mentioned before, we progress over time by solving the circuit 
at certain time instants. The selection of the time step in transient anal­
ysis is a quite critical issue for the efficiency standpoint. If the time step 
is chosen too small, then too many unnecessary computations must be per­
formed. This may even cause the simulation not to terminate in a reasonable 
time. Conversely too large time steps may cause large errors if there exist 
high frequency poles with large residues. Another drawback of the large time 
step is that we may skip an overshoot of the waveform which may possibly 
cause a segment change. Therefore, the time step used in transient analysis 
is dynamically calculated after each FBS. In this calculation, we consider 
primarily the rate of change of the most rapidly changing exponential. The 
rate of change at time to is comi^uted by taking the derivative of equation 
(4.1) with respect to time at time to for all the state variables.
dx{t)
dt
=  X SSramp -t- (4.3)
t-to i=0
where k^s and p,’s are the complex residues and poles respectively for that 
state variable.
As a result of dynamic selection of the time step, the simulator spends 
more effort when there are rapid voltage or current changes, and progresses 
faster in the time axis if there are slow changes. This provides an event driven 
feature to the simulator.
Chapter 5
RESULTS
In this chapter, we will present some results obtained by BUSTLE to demon­
strate its accuracy and efficieny. The program leaves the accuracy speed 
trade-off to the user by giving him/her a number of options. The minimum 
order of approximation which determines the number of moments matched in 
AWE is an important parameter for the accuracy of the approximation. For 
example, this parameter can be selected as one for a digital CMOS circuit, 
but this would not be sufficient for an RLC circuit that has an oscillatory 
response. The minimum order and also the number of derivatives that will be 
matched initially can be determined by the user. There are also some other 
parameters that can be set by rhe user to improve the accuracy or the speed. 
Another important feature is that, user can define his own models (or use 
the one from the library) for nonlinear devices. This provides a capability to 
keep pace with the emerging technology and user can control the accuracy 
speed trade-off by choosing the number of segments used for modeling.
All of the simulations are carried out in SUN-3/60 Workstcitions. And 
SPICE version 2G.6 is used to compare the results of BUSTLE both from 
accuracy and speed standpoint.
ILLUSTRATIVE EXAM PLES
R L C  underdamped circuit; Figure 5.1.
The first example is taken from [3] to demonstrate the usage of derivative and 
integral moments together, to get stable approximations. If we use the basic 
AWE method [2,3], we end up with RHP poles for C2 and L3 for a second 
order approximation. However, using the method described in Section 3.4, 
we can find stable approximations for all of the state variables.
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Figure 5.1: RLC underdamped circuit with real and complex poles.
2.0 2.1 3.0 3.1
-1.206e-2 -2.015e-2 5 .0 5 3 e -l -8.935e-3
3.012e-2 -1.653e+l -1.269e-l —2.803c"f-0
-8.915e-3 -1.965e-l
4.0 5.0 Actual
-5.556e-l +  j8.965e-l -1.029e-l -5.556e-l +  j8.965e-l
-5.556e-l -  j8.965e-l -1.330e-l -5.556e-l -  j8.965e-l
-8.914e-3 -8.914e-3 -8.915e-3
-1.023e-l -5.556e-l +  j8.965e-l -1.029e-l
-5.556e-l -  j8.965e-l -9.797e+0
-9.998e+l
Table 5.1:. Approximate Poles for response at C2 and the actual poles of the 
circuit.
2.0 2.1 2.2 2.3 3.0 ]
-1.022e-2 -4.301e-9 O.OOOe+0 O.OOOe+0 -8.914e-3
4.033e-2 4.301e-9 -5.404e+17 -l.OOle-1 -7.975e-l
-1.047e-l
Table 5.2: Trials of BUSTLE to find a second order approximation to L3 and 
conclusion with a third order approximation.
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Figure 5.2: RC tree with a length of 10.
Table 5.1 and 5.2 show the approximate poles  ^ of C2 and L3, resj^ec- 
tively, for different approximation orders and different number of derivative 
moments used in the approximation. Notation is such that the first number 
in the column headers indicates the approximation order where the second 
indicates the number of derivative moments used in the approximation. As 
it can be seen from the Table 5.1 and 5.2, after using the first derivative 
moment, a stable approximation can be found for C2, whereas for L3 we can 
not get rid of RHP poles for the second order approximation even all combi­
nations of derivative and integral moments are used. In this case the order of 
approximation is increased automatically, and a stable approximation in the 
3’rd order is found (Table 5.2). But the remaining states are approximated in 
second order which is the minimum required order. So, we are doing a better 
approximation for L3 which improves accuracy in addition to getting rid of 
the unstable poles. Similarly, after using the first derivative moment, a sta.ble 
approximation can be found in the third order for C2. The approximation 
is already stable in the fourth and fifth order without using any derivative 
moments. Note that, second and third order approximation are not sufficient 
to obsei've the complex poles of the response at C2. Since the RLC circuit 
is slightly underdamped there are two real poles closer to jio-axis than the 
complex conjugate pair, also the residues of the complex pair is small. V/ith 
such a pole configuration, the oscillatory response at capacitor C2 is not ob­
served until the order of approximation is 4 or greater. This is a natural 
consequence of the moment matching method which approximates the poles.
RC Tree w ith  F in ite In p u t Rise Tim e: Figure 5.2.
The second example is an RC tree which may be used as the model of an 
interconnect in a VLSI circuit. The order of the tree is 10. A transient 
analysis is performed using the first order approximation in AWE with a finite
^Numbers written in boldface indicate the unstable poles.
CHAPTERS. RESULTS 32
Figure 5.3; First order approximation to the response at the end of the tree.
input rise time. The simulations are performed using SPICE and BUSTLE 
for the response at the end of the tree (Figure 5.3). Although the first order 
approximation is used for a order circuit, the results are almost the 
same. The normalized RMS difference between first order approximation 
and SPICE is 0.7%. Note that even the first order approximation is good 
enough for such a monotonie waveform. The required CPU time for the 
simulation of BUSTLE is 1.57 seconds, whereas it is 6.38 seconds for SPICE.
R L C  ladder circuit: Figure 5.4.
The third example is an 14*^ * order RLC ladder. Transient analysis is per­
formed using second and third order approximation in AWE with a 3-volt 
ideal step input. The results of transient analysis at the end of the ladder, 
performed by SPICE and BUSTLE are shown in Figure 5.5. As it can be 
seen from the figure, BUSTLE 3'''^  order approximation and SPICE are in­
distinguishable from each other. However, the second-order AWE can not 
catch the oscillatory response. The normalized RMS difference between 2"'^  
order approximation and SPICE is 2.99% whereas it is 0.35% in 3’·'·^ order 
AWE. The rec|uired CPU time for 2"^  ^order approximation of BUSTLE is 2.1 
seconds where it is 2.25 seconds for the 3’  ^ order approximation. The CPU
/ / ; · ' » '  -  X2(t)y dt
Normalized R M S d ifference =  u — —  ------------------r—
V  0 7 i a r  ( L t o p  ~  Ltari)
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Figure 5.4; order RLC ladder.
SPICE
Figure 5.5; Transient siimdation of the 14'" order RLC ladder.
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Figure 5.6: Voltage Doubler Circuit.
SPICE
Figure 5.7: Transient analysis of the voltage doubler, 
time for SPICE is 8.26 seconds.
Voltage Doubler: Figure 5.6.
The fourth example is a voltage doubler circuit with two diodes. Diodes 
are modeled with two segments one representing the OFF region, where the 
other is the ON region with Vo =  0.6v. The resistance of the OFF region is 
10^0 where it is lOfi in the ON region. Transient analysis is performed with 
SPICE and BUSTLE with a square wave inj^ut. The trcinsient response at 
the output is observed in Figure 5.7. Although we use a very simjale diode 
model with two segments and this circuit is very sensitive to the diode model, 
the results are almost the same. The normalized RMS difference between the 
results of BUSTLE and SPICE is 2.59%. Also note that BUSTLE can also 
get very good results for sharp changes in the node or branch voltages with 
respect to the time step where SPICE is not good in such cases. One should
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Figure 5.8: The circuit of the full-wave rectifier.
decrease the time step to a small enough value to handle such circuits in 
SPICE which increases the execution time. But, BUSTLE solves this problem 
by dynamically calculating the internal time step after each iteration. The 
required CPU time for transient analysis of BUSTLE is 4.0 seconds whereas 
it is 13.2 seconds for SPICE.
Bridge Rectifier; Figure 5.8.
The fifth example, is a full-wave rectifier with four diodes but has no en­
ergy storage element, just demonstrates that we do not lose much from the 
accuracy by PWL modeling. The diode model is the same as the previous 
example. A transient analysis is performed with SPICE and BUSTLE with 
a triangular wave input. The transient response at the output for both BUS­
TLE and SPICE is observed in Figure 5-9. The normalized RMS difference 
between the results of BUSTLE and SPICE is 1.67%. Note that the differ­
ence which comes from the PWL modeling of the diodes is very small between 
the two simulations. We also made simulations of this circuit using a diode 
model with 12 segments that is extracted from SPICE, the results of both 
simulations are almost identical. Eventually two segments are good enough 
to model a diode, there is no need to use a more complex model. The CPU 
time required for this circuit is 2.83 seconds for BUSTLE and 6.33 .seconds 
for SPICE. The ratio of the CPU times between SPICE and BUSTLE gets 
larger as the circuit gets larger. By PWL modeling of diodes not only we 
gain speed but also the convergence in DC analysis is guaranteed using the
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SPICE
Figure 5.9; Transient analysis of the bridge rectifier.
^Vout
Figure 5.10: CMOS Inverter.
algorithm described in Section 3.4.
C M O S Inverter: Figure 5.10.
The sixth example is a CMOS inverter with two transistors, one is NMOS 
and the other is PMOS. Both type of trcinsistors are modeled with 4 regions, 
cutoff, linear, saturation and inverse saturation (Figure 5.11). The inverter 
is loaded with a 2-pf capacitor. The input waveform contains two pulses. A 
transient analysis is performed with SPICE and BUSTLE and the results are 
given in Figure 5.12. SPICE-l is the SPICE simulation using 50 time steps in 
transient analysis where SPICE-2 uses 400 time steps for the same interval. 
It is surprising that the two waveforms are different. We also used 50 and 400 
time steps in transient analysis for BUSTLE, but our results do not differ with 
changing time step, which is the expected result. The simulation results of 
BUSTLE is very close to SPICE-2, which is expected to be more accurate, as
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DS
Figure 5.11: Model of the MOSFET’s used in CMOS inverter.
seen from the Figure 5.12. The normalized RMS difference between BUSTLE 
and SPICE-2 is 2.7%, where it is 12.66% between SPICE..1 and SPICE-.2. 
Although BUSTLE uses simple PWL models for transistors, its results are 
more accurate than SPICE in case of an unsuitable selection of transient time 
step. The selection of the transient time step does not effect the simulation 
results of BUSTLE, but significantly changes the results of SPICE. The CPU 
time required for the transient analysis of the CMOS inverter is 4.7 seconds 
for BUSTLE, 9.5 seconds for SPICE-l which gives wrong results, and 11.S 
seconds for SPICE-2.
A new facility of BUSTLE is that user can see the operating segments of 
PWL devices, which he may would like to observe, easily by adding a SEG 
command in the print card. The operating segments of the MOSFETS of 
the inverter can be seen also in Figure 5.12. This facility is a lot of help 
to the user, because it is easier to understand the PWL models which have 
been conventional for nonlinear elements. For example a designer generallj’^ 
thinks the diode as a device which is ON or OFF, instead of an exponential 
characteristic. We believe that BUSTLE is highly educational from this point 
of view since the solution style is very similar to a manual solution style.
C M O S N A N D  Gate: Figure 5.13.
The seventh example is a CMOS NAND gate with four transistors as given 
in Figure 5.13. The transistor models are the same as the previous example 
(Figure 5.13). The gate is loaded with a 0.5pf capacitor. A transient analysis 
is performed again using SPICE and BUSTLE with the inputs shown in 
Figure 5.14, and the results are again given in the same figure. The results
CHAPTERS. RESULTS 38
------------- SPICE_1
---- - ------  SPICE_2
------------  BUSTLE
o  
o  ·
o
o
LINEAR
SAT
CUT-OFF
T  I 1 I r  r~ T " I  I r  1 \ T 1
0 . 0 0  2 8 . 5 7  57 . 14  85. 71 114 . 29  142. 8G 171 . 43  200 . 00
T i m e ( n s )
o
o  - I
o
o
LINEAR
SAT
CUT-OFF
1------- 1-------1— — I-------1------“ 1------- 1-------1--------1-------1— — I-------1-------- 1 I
‘ 0 . 0 0  2 8 . 5 7  57 . 1 4  85. 71  1 1 4 . 2 9  1 4 2 . 8 6  1 71 . 43  2 0 0 . 0 0
) i m e ( n s )
Figure 5.12: The result of treinsient analysis of the CMOS inverter, and the 
operating segments of the transistors.
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Vdd
Figure 5.13: The circuit of CMOS NAND Gate.
of the transient analysis are almost the same for both BUSTLE and SPICE. 
The normalized RMS difference in the results of BUSTLE is 3.87% when 
compared to SPICE, which is quite small. The CPU time required for the 
transient analysis of the CMOS NAND gate is 7.5 seconds for BUSTLE, and 
36 seconds for SPICE. Consequently, the simulation time for BUSTLE is 
1/5 of SPICE with a negligible loss in accuracy. The operating regions of the 
transistors are also given in Figure 5.15 which helps us a lot to understand the 
behavior of the circuit. This facility seems to be more useful in the analysis 
or design of analog circuits containing transistors, (e.g. opamps).
C M O S  Logic Function Unit: Figure 5.16.
The last example is a CMOS logic unit which performs the following function.
f  =: A.B +  { C + D ) . E
The CMOS circuit implementation is done with 10 transistors, and the cir­
cuit schematic is given in Figure 5.16. The inputs B,C and D is connected to 
5 volts, the input waveform for A and E is shown in Figure 5.17. The output 
of the unit is loaded by a 1-pf capacitor. The transient analysis is perforfticd 
using BUSTLE and SPICE and the results of BUSTLE is observed in Fig­
ure 5.17. The results seems to be true, that is the circuit is functioning as 
expected. But we couldn’t compare it by SPICE, because it gives an error 
message
INTERNAL TIMESTEP TOO SMALL IN TRANSIENT ANALYSIS 
and aborts from the program. Although, we tried to run SPICE by adjusting 
the parameters in the option card, it was not able to finish the simulation.
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Figure 5.14: The result of the transient analy.sis of the CMOS NAND Gate.
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Figure 5.15: Operating segments of the transistors in the CMOS NAND Gate.
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Vdd
B
Figure 5.16; The circuit of CMOS Logic Function Unit.
The CPU time required for the BUSTLE simulation is 10.45 seconds.
There are some other interesting examples which demonstrates the effi­
ciency of BUSTLE, they are reported in [1].
As seen from the examples, the results of BUSTLE is quite accurate, and 
it is faster than SPICE, even in small circuits. Although the program is not 
optimized for speed yet, it shows a very good performance. It is observed 
that the performance of BUSTLE increases as the size of the circuit grows 
larger. BUSTLE can also solve the circuits which can not be simulated using 
SPICE.
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Figure 5.17: Transient response of the CMOS Logic Function Unit.
Chapter 6
CONCLUSION
A new general purpose circuit simulation tool, BUSTLE, using AWE tech­
nique and PWL models, is implemented. The results are so promising that 
this kind of approach will probably dominate the other approaches, especially 
for large circuits. Some of the results we obtained are:
• Using different combinations of derivative and integral moments for 
each state variable, we manage to get rid. of the instability problem of 
AWE.
• Using PWL approach, the convergence is guaranteed in DC analysis.
• User defined modeling brings the power to keep pace with the emerging 
technology and leaves the accuracy speed trade-off to the user.
• Adaptive calculation of time step provides an activity driven feature to 
the simulator.
• Simple models of nonlinear devices with few segments give quite good 
results for transient analysis.
• Giving the operating segments of the PWL devices, BUSTLE makes it 
easier to observe the behavior of the circuit.
The results we have obtained show that BUSTLE may be used in the 
analysis of digital VLSI circuits effectively. In ciddition, it can also be used 
in the analysis and design of analog integrated circuits and provides a lot of 
help to the user in understanding the circuit behavior.
But there are still some other work that shall need to be done. First, we 
need to find an algorithm to determine the order of approximation and the
44
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number of derivative moments in the approximation automatically that will 
check the accuracy, and guarantees the stability. Furthermore, AWE can be 
directly performed for the nonlinear devices and the outputs which makes the 
use of different transient time step for each, possible and efficient. Another 
research topic is to include the effect of transmission lines in the simulation by 
the direct computation of the moments from the geometry. Also nonlinear 
capacitors, especially the noirlinear parasitic capacitances of the nonlinear 
devices need to be considered in the simulation. Efficient PWL modeling of 
the nonlinear devices and partitioning in LU decomposition are also other 
research topics that will increase the efficiency of the simulation.
Appendix A
BUSTLE USER’S GUIDE
BUSTLE is a general-purpose circuit simulation i^rogram. In order to use it 
efficiently its input format is made similar to that of existing simulators, i.e. 
SPICE.
In order to read and analyze the input file, yacc (yet another compiler- 
compiler) and lex (lexical analyzer generator) is used.
Lex is a program generator designed for lexical processing of character input 
streams. It accepts a high-level, problem oriented specification for character 
string matching, and produces a program in. a general-purpose langua,ge which 
recognizes regular expressions. Lex source is a table of regular expressions 
and corresponding program fragments. The table is translated to a program 
yylex. The yylex program recognizes expressions in a stream and performs 
specified actions for each expression as it is detected.
Yacc provides a general tool for imposing structure on the input to a computer 
program. The yacc programmer prepares a specification of the input process; 
this includes rules describing the input structure, code to be invoked when 
these rules are recognized, and a low level routine to do the basic input, yacc 
then generates a function to control the input process. This function is called 
a parser, calls the programmer supplied low level input routine (the lexical 
analyzer) to pick up the basic items (called tokens)irom the input stream.
As lex can be used with a parser generator to perform lexical analysis phase, it 
is easy to interface lex and yacc. Lex recognizes only regular expressions; yacc 
writes parsers that accept large class of context-free grammers but requires 
a lower level analyzer to recognize input tokens.
46
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A .l  IN P U T FORM AT
The input format for BUSTLE is of free format type. Fields on a card are 
separated by one or more blanks. In order to pass from one card to another, 
a < RETURN >  must be entered. A card may be continued by entering 
a +  sign in the beginning of the following card; BUSTLE continues reading 
after the +  sign.
A name field must begin with a letter (A through Z), and cannot contain any 
delimiters.
A number field may be an integer field, a floating point field, either an integer 
or floating point number followed by an integer exponent, or either an integer 
or a floating point number followed by one of the following scale factors.
G=1E9 MEG=1E6 K=1E3 M =lE-3 U=lE-6
N=lE-9 P=1E-12 F=1E-15
A .2 CIRCUIT DESCRIPTION
The circuit to be analyzed is described to BUSTLE by a set of element cards, 
which define the circuit topology and element values, and a set of control 
cards, which define the required type of circuit analysis and a set of model 
cards which define the model parameters.
The first card must be the BEGIN card which initiates the reading of the 
input, and the last card must be the END card. The other cards must be in 
the following order:
• BEGIN card
• MODEL cards
• ELEMENT cards
• CONTROL cards
• END card
Each element in the circuit is specified by an element card that contains the 
element name, the nodes to which the element is connected and the Vcilues of
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the parameters which determine the electrical characteristics of the element. 
The first letter of the element name specifies the element type.
Nodes must be nonnegative integers and should be numbered sequentially. 
The ground node must be numbered zero. The branch numbers are given 
internally. The circuit can not contain a loop of inductors and a cutset of 
capacitors. Each node in the circuit must have a DC path to ground.
A.3 BEGIN C A R D , CO M M EN T CARD , END CARD
A .3.1 Begin Card
The input deck must always begin with the begin card.
. B E G I N
A .3.2 Comment Card
General Form
* < any comment >
or
# <  any comment >
and in the beginning of a line indicates that this card is a comment 
card. Comment cards may be placed anywhere in the circuit description.
A .3.3 End Card
The input deck must always end with the end card.
. E N D
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A .4 ELEMENT CARDS
A .4.1 Resistors
General form:
R X X X X X X X  N1 N 2 V A L U E
Examples:
RLOAD 9 0 100  
R sou rce 1 2 100  
r l  12 8 IK
N1 and N2 are the two element nodes. VALUE is the resistance (in ohms), 
and may be positive, negative or zero.
A .4.2 Capacitors and Inductors
General form:
C X X X X X X X  N +  N -  V A L U E  < I N C O N D  >
L X X X X X X X  N +  N -  V A L U E  < I N C O N D  >
Examples:
Ccc 1 2 3 u f 2v 
L3 71 20 Imh
N+ and N- are the positive and negative nodes of the element, respectively. 
VALUE is the capacitance in Farads or the inductance in Henries. For the 
capacitor, the (optional) initial condition is the initial value of capacitor 
voltage in volts. For the inductor, the (optional) initial condition is the 
initial value of inductor current in amperes that flows from N+ to N-.
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A .4.3 Linear Dependent Sources
BUSTLE allows circuits to contain linear dependent sources characterized by 
any of the four equations
г =  gvc V ■ evc i =  fic V =  hie
where g, e, f, and h are constants representing transconductance, voltage 
gain, current gain, and transresistance, respectively.
Linear Voltage-Controlled C urrent Sources 
General form:
G X X X X X X X  N -f  N -  N C -f  N C -  V A L U E  
Examples:
G5 3 4 7 1 Immho
N+ and N- are the positive and negative nodes respectively. NC+ and NC- 
are the positive and negative controlling nodes respectively. VALUE is the 
transconductance (in mhos).
Linear Voltage-Controlled Voltage Sources
General form:
E X X X X X X X  N +  N -  N C +  N C -  V A L U E  
Examples:
eajnpl 13 5 3 0 4 .2
N-f and N- are the positive and negative nodes respectively. NC+ and NC- 
are the positive and negative controlling nodes respectively. VALUE is the 
voltage gain.
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Linear C urrent-Contro lled Current Sources
General form:
F X X X X X X X  N-h N -  NC-h N C -  V A L U E
Examples:
FI 15 5 2 7 5
N+ and N - are the positive and negative nodes respectively. NC+ and NC- 
are the node numbers of the controlling branch. VALUE is the current gain.
Linear Current-Controlled Voltage Sources 
General form:
H X X X X X X X  N +  N -  NC-h N C -  V A L U E  
Examples:
h v l  33  0 7 0 1.2M
N+ and N - are the positive and negative iiodes respectively. NC+ and NC- 
are the node numbers of the controlling branch. VALUE is the transresistance 
(in ohms).
A .4.4 Independent Sources (Time Invariant)
General form:
V X X X X X X X  N-h N -  V A L U E
IX X X X X X X  N-h N -  V A L U E
Examples:
vin 1 2 2v 
I s  5 0 4.5mA
N+ and N - are the positive and negative nodes respectively. VALUE is the 
value of the source (in volts or amperes).
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A .4.5 Time Varying Independent Sources
Any independent source can be assigned a time-dependent value for transient 
analysis. There are two independent source functions : pulse, piece-wise 
linear.
1. PULSE: PULSE VI V2 TD TR TF PW PER
Parameter Description Units
VI initial value Volts or
V2 pulsed value Volts or
TD delay time seconds
TR rise time seconds
TF fall time seconds
PW pulse width seconds
PER period seconds
Examples:
VIN 1 0 p u ls e  - I v  Iv 2ms 2ms
Vs 3 0 p u ls e  Ov 5v 5ns 0ns 0ns 20ns 50ns
2. P IE C E -W IS E  L IN E A R : PWL T1 V I <T2 V 2 .... >
Examples:
VIN 3 0 pwl 0ms Ov 1ms Iv  2ms Iv  2ms Ov
Each pair of values (Ti,Vi) specifies that the value of the source is V, (in 
volts or amperes) at time =  Ti. The value of the source at intermediate 
values of time is determined by using linear interpolation on the input 
values.
Note that it is possible to define an ideal step using time varying independent 
sources.
A.5 PW L DEVICES
The nonlinear elements of a circuit must be modeled as Piece-wise Linear in 
order to be used in BUSTLE. Each PWL element card contains the device 
name, the nodes to which the device is connected and the device model name.
APPENDIX A. BUSTLE USER’S GUIDE 53
The characteristics of the PWL device is described in a separate model card. 
More than one element having the same characteristics may use the same 
model.
A .5.1 Two Terminal PW L Devices
General form:
D X X X X X  N +  N -  ’’M N A M E ”
Examples:
d b rid g e  3 4  " d i o d e "
N+ and N- are the positive and negative nodes respectively. MNAME is the 
model name.
A .5.2 Three Terminal PW L Devices
%
General form:
T X X X X X  N1 N C  N 2 ’’M N A M E ”
Examples:
T8 3 5 7 "pnp"
N1, NC, N2 are the nodes to which nonlinear device is connected. NC is the 
common node. MNAME is the model name.
A.6 MODEL CARDS  
A .6.1 Two Terminals
General form:
.M O D E L 2  ” M N A M E ” N O P  pt V I  I I  pt V 2  12 < pt V 3  13 .. .  >
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Exam ples:
■M0DEL2 " d l "  3 p t  - 5 0 v  -50u A  p t  0 . 6v 0 . 6uA pt lOv lOA
M N A M E  is the model name. N O P is the number of points used in the 
description. Vip are the sample voltage and current values, respectively that 
needs to be extracted from the nonlinear characteristics. BUSTLE assumes 
that the i-v characteristics is linear between these points. Note that, n + 1 
points are needed to define n segments.
A ,6.2 Three Terminals
General form :
.NIODEL3 ’’ IVINAIVIE^  ^ < Ci > N O R  pi i^,ti i^,v2 *^ i,t2 i^,c
e2 ,vi 2^,v2 62,¿2 62,c N O B  bd N B N  nb by^  be < bd  N BN  nb
by  ^ . . . ^  ' ^ p l  6ljVi . . .  ^
Exam ples:
.MODELS "nm os" I p f  Opf Opf 4  
+ p i  0 1 0 0 0 0 0 1  - l e 7  0 2
+ bd 1 nb - 1  0 0 0 1 bd 3 nb - 1  0 1 0 1 
+ p i  0 1 0 0 0 - 4 0 0  0 - 1  l e 7  4 0 0  2
+ bd 0 nb 1 0 0 0 - 1  bd 2 nb - 1  0 1 0 1 
+ p i  0 1 0 0 0 0 0 401  - l e 7  0 2
+ bd 3 nb 1 0 0 0 - 1  b d . 1 nb 1 0 - 1  0 - 1
+ p i  0 1 0 0 0 40 0  0 - 4 0 1  le 7  - 4 0 0  2
+ bd 2 nb - 1  0 0 0 1 bd 0 nb 1 0 - 1  0 - 1
.MODELS "pm os" I p f  Opf Opf 4  
+ p i  0 1 0 0 0 0 0 1  - l e 7  0 2
+ bd 1 nb 1 0 0 0 1 bd 3 nb 1 0 - 1  0 1 
+ p i  0 1 0 0 0 400  0 1 - l e 7  400  2
+ bd 0 nb - 1  0 0 0 - 1  bd 2 nb 1 0 - 1  0
+ p i  0 1 0 0 0 0 0 401  - l e 7  0 2
+ bd 3 nb - 1  0 0 0 - 1  bd 1 nb - 1  0 1 0
+ p i  0 1 0 0 0 - 4 0 0  0 401  - l e 7  - 4 0 0  2 
+ bd 2 nb 1 0 0 0 1 bd 0 nb - 1  0 1 0 -1
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M N A M E  is the model name. Ci, C2, and C3 are the intrinsic capacitance 
values between the nodes 1 and common, 2 and common, and 1 and 2 of the 
PWL element, respectively. If the value of an intrinsic capacitor is given as 
zero then it is omitted. N O R  is the number of regions used in the description, 
pi is written to indicate the beginning of a region. Each region is defined by 
two branch equations and a number of boundary equations. Branch equations 
are as follows:
+  i^,c = 0
e 2 ,u i^ l +  62,11*1 +  62,U2^2 +  62,¿2*2 +  62,c =  0 
where ui, ¿1,U2, *2 are defined in Fig. 2.2.
N O B  is the number of the boundaries related to the given region. A bound­
ary is defined by the following equation:
hv^V\ 4- 6¿i*l -b by^V2 -b 6¿2*2 "b ^ 0
bd  indicates the beginning of a boundary. N B N  is the ID. number of the 
region which is the other neighbor of this boundary. ID. number of the region 
which is passing through the origin (satisfying 0) is 0, and this region must 
be given at the first place in the region list. ID. numbers of the other regions 
are numbered sequentially according to their order in the list.
A .7 CONTROL CARDS
A.7.1 T R A N  Card
General form:
.TRAN <TSTEP> TSTOP <TSTART> <UTS>
Examples:
,TRAN In s 100ns 10ns
.TRAN In s  100ns u t s
.TRAN 100ns
TSTEP is the maximum internal time step that is allowed. TSTART and
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TSTOP are the initial time and final time of the transient analysis respec­
tively. If TSTART is omitted, it is assumed to be zero. One can omit TSTEP 
if TSTART is also omitted. The effect of TSTEP can be removed by assign­
ing it to a large value. If UTS (Use Time Step) is used then the internal time 
step is directly chosen as TSTEP.
A.7.2 PRINT Card
General form:
.PRINT PRTYPE OVl <0V2 .. .  0V 8>
Examples:
.PRINT TRAN VOUT 8 0 IS 1 0 
.PRINT TRAN VIN 1 0 IIN  1 0 
.PRINT TRAN V5 5 0 SEG2 12
.PRINT TRAN VIN 2 0 VOUT 16 0 IDD 1 0 SEG3 8 SEG2 7
PRTYPE shows whether the output(s) is (are) for a transient or for a DC 
analysis. The form for voltage, current or segment output variables is as 
follows:
V N l<  N2> specifies the voltage difference between nodes N1 and N2. If N2 is 
omitted, ground (0) is assumed.
I N1 N2 specifies the current flowing in the brandi that is between the nodes N1 
and N2. There should be an element between the nodes N1 and N2.
SEG2 IDN specifies the segment number of the two terminal PWL device with 
the device id. no IDN. The device id. no’s are numbered sequentially 
according to their order in the input deck.
SEG3 IDN specifies the segment number of the three terminal PWL device with 
the device id. no IDN. The device id. no’s cire numbered for three 
terminal PWL devices same as the two terminal elements.
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A.7.3 OPTION Card
General form :
.OPTIONS OPTl OPT2 .. .  (or OPT=OPTVAL) 
Exam ples:
.OPTIONS 0RDER=2 REFNUM=1
O R D E R  is the minimum order of approximation in AWE. Default is 1.
N O F D E R  is the initial number of the derivative moments used in AWE. 
Default is zero, which means no derivatives is used in the approxima­
tion.
R E FN U M  is the number of the refinements done while solving the circuit. 
In general there is no need for refinement. Default is zero, which means 
no refinement.
D E B U G  is the level of printing the debugging material in the infile.mío file. 
Default is zero, which does not create the infile.inio file.
T SFP is the Time Step Finding Period. BUSTLE computes the time step 
in transient analysis dynamically after everj'^  TSFP time steps. Default 
is 1.
S A F E T Y  is the safety factor used in the calculation of the internal time 
step. The larger the SAFETY, smaller the internal time step. Default 
is 4.
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A.8 E XAM P LE INPUT FILES
O rder R L C  Ladder Circuit:
***  AN RLC TREE WITH ORDER 14 
•BEGIN
v i n  1 0 pwl 0ms Ov 0ms 3v 
r s  1 2 10
11 2 3 lOOmh 5mA 
c l  3 0 lO uf Ov 
r l  3 4  5
12 4 5 lOOmh -1mA 
c2 5 0 l u f  Ov
r 2  5 6 5
13 6 7 lOOmh -0 .5 m A
c3 7 0 l u f  Ov
r 3  7 8 5
14  8 9 lOmh 1mA
c4 9 0 l u f  Ov
r 4  9 10 5
15 10 11 lOmh -1mA 
c5 11 0 l u f  Ov
r5  11 12 5
16 12 13 lOmh 1mA 
c6 13 0 l u f  Ov
r 6  13 14 5
17 14 15 lOmh 0mA 
c7 15 0 l u f  Ov
r 7  15 0 50  
•OPTION 0RDER=3 
•TRAN 0 .2 m s 20ms u t s  
•PRINT t r a n  v l  15 0 
• END
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Bridge Rectifier:
***  FULL-WAVE RECTIFIER 
.BEGIN
.M0DEL2 " d l "  3 pt -5 0 v  -50 n A  p t  0 . 6 v  0 .6 n A  p t  lOv lOA
v in  1 0 pwl 0ms - 5 v  1ms 5v 2ms - 5 v  3ms 5v 4ms - 5 v  5ms 5v
r s  1 2 10
da 2 3 " d l "
db 4  2 " d l "
dc 0 3 " d l "
dd 4 0 " d l "
r l  3 4 1000
.TRAN 0 .0 5m s 5ms 0ms
♦♦♦ WE WILL OBSERVE THE SEGMENTS OF THE DIODES A & C
.PRINT t r a n  vout 3 4  se g 2  0 se g 2  2
.END
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C M O S  Inverter:
## #  THE CMOS INVERTER CIRCUIT ###
.BEGIN
•MODELS "nm os" O.OSpf Opf Opf 4  
+ p i  0 1 0 0 0 0 0 1  - l e 7  0 2
+ bd 1 nb - 1  0 0 0 1 bd 3 nb - 1  0 1 0 1
+ p i  0 1 0 0 0 - 1 8 0 0  0 - 1  l e 7  1800 2
+ bd O n b  1 0 0 0 - 1  bd 2 nb - 1 0 1 0 1  
+ p i  0 1 0 0 0 0 0  1801 - l e 7  0 2
+ bd 3 nb 1 0 0 0 - 1  bd 1 nb 1 0 - 1  0 - 1  
+ p i  0 1 0 0 0 1800 0 - 1 8 0 1  l e 7  - 1 8 0 0  2
+ bd 2 nb - 1  0 0 0 1 bd 0 nb 1 0 - 1  0 - 1
# ----------------------------------------------------------------------------------#
.MODELS "pm os" O.OSpf Opf Opf 4  
+ p i  0 1 0 0 0 0 0 1  - l e 7  0 2
+ bd 1 nb 1 0 0 0 1 bd 3 nb 1 0 - 1  0 1 
+ p i  0 1 0 0 0 1800 0 1 - l e 7  1800 2
+ bd 0 nb - 1  0 0 0 - 1  bd 2 nb 1 0 - 1  0 1
+ p i  0 1 0 0 0 0 0  1801 - l e 7  0 2
+ bd 3 nb - 1  0 0 0 - 1  bd 1 nb - 1  0 1 0 - 1
+ p i  0 1 0 0 0 - 1 8 0 0  0 1801 - l e 7  - 1 8 0 0  2
+ b d 2 n b  1 0 0 0  l b d O n b - 1  0 1 0 - 1
v in  1 0 p u ls e  Ov 5v 10ns 0ns 0ns 40n s 100ns
vdd 3 0 5v
r l  1 2 Ik
r2  3 4  1
t p  2 4 5 "pm os"
tn  2 0 5 "nm os"
c lo a d  5 0 2p f
.TRAN 4ns 200ns u t s
.PRINT tr a n  v l  2 0 v2 5 0 se g 3  0 se g 3  1 
.END
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C M O S  F U L L  A D D E R  C IR C U IT :
CMOS FULL ADDER CIRCUIT (28  TRANSISTOR) 
•begin
•MODELS "n m o s" 4  
+ p i  0 1 0 0 0 0 0 1  - l e 7  0 2
+ bd 1 nb - 1  0 0 0 1 bd 3 nb - 1  0 1 0 1
+ p i  0 1 0 0 0 - 1 8 0 0  0 - 1  l e 7  1800 2
+ bd 0 nb 1 0 0 0 -1  bd 2 nb - 1  0 1 0 1 
+ p i  0 1 0 0 0 0 0  1801 - l e 7  0 2
+ bd 3 nb 1 0 0 0 - 1  bd 1 nb 1 0 - 1  0 - 1  
+ p i  0 1 0 0 0 1800 0 -1 8 0 1  le 7  - 1 8 0 0  2
+ bd 2 nb - 1  0 0 0 1 bd 0 nb 1 0 - 1  0 - 1
# ----------------------------------------------------------------------------------#
•MODELS "p m o s" 4  
+ p i  0 1 0 0 0 0 0 1  - l e 7  0 2
+ bd 1 nb 1 0 0 0 1 bd 3 nb 1 0 - 1  0 1 
+ p i  0 1 0 0 0 1800 0 1 - l e 7  1800 2
+ bd 0 nb - 1  0 0 0 - 1  bd 2 nb 1 0 - 1  0 1
+ p i  0 1 0 0 0 0 0  1801 - l e 7  0 2
+ bd 3 nb - 1  0 0 0 - 1  bd 1 nb - 1 0 1 0 - 1  
+ p i  0 1 0 0 0 - 1 8 0 0  0 1801 - l e 7  - 1 8 0 0  2 
+ bd 2 nb 1 0 0 0 1 bd 0 nb - 1  0 1 0 - 1
)|c )|c )|c )|c )|c )|c )|c )|c ^  |^c ^  )fc )|c
vdd 1 0 5v
va 15 0 p u l s e  Ov 5v 10ns 0ns 0ns 90ns 100ns  
vb 16 0 p u l s e  Ov 5v 40ns 0ns 0ns 90ns 100ns  
VC 17 0 Ov
"p m os"t p l  15 1 2 
tp 2  16 2 3 
t p 3  15 3 4  
t p 4  16 1 2 
tp 5  17 2 4  
t n l  17 5 4  
tn 2  15 0 5  
tn 3  16 0 5 
t n 4  16 0 6 
tn 5  15 6 4  
t p 6  4  1 14
"p m os"
"p m os"
"p m os"
"p m os"
'nmos'
"p m os"
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tn 6  4  0 14 "n m os"  
tp 7  15 1 7 "p m o s"  
tp 8  16 1 7 "p m o s"  
tp 9  17 1 7 "p m os"  
t p lO  4  7 10 "p m os"  
t p l l  15 7 8 "p m os"  
t p l 2  16 8 9 "p m os"  
t p l 3  17 9 10 "p m os"  
t n 7  4  18 10 "n m os"  
t n 8  15 0 18 "n m os"  
tn 9  16 0 18 "n m os"  
tn lO  17 0 18 "n m os"  
t n l l  17 11 10 "n m os"  
t n l 2  15 12 11 "n m os"  
t n l 3  16 0 12 "n m os"  
t p l 4  10 1 13 "p m o s"  
t n l 4  10 0 13 "n m os"  
c l  4  0 2 p f  5v  
c2 10 0 0 . 5 p f  5v  
c3 13 0 I p f  Ov 
c 4  14 0 I p f  Ov 
. t r a n  100ns
. p r i n t  t r a n  v l  15 0 v2 16 0 v3 13 0 vout 14 0 
. end
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